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Abstract 
In examining emitter-collector short s and 
their re l ationship to structural def ects , we de-
sire a nondestructive method for locating th e 
short-circuited devi ces in l arge test arrays . 
Volt age cont ra st scann in g el ectron mi croscopy 
(VC-SEM) and an established el ectrochemica l an-
odization technique have been used to identify 
el ectr i cal ly faulty bipolar transistors . Direct 
comparison of th ese approaches was achi eved by 
examinin g the same emitt ers with each method . 
The res ult s indicat e that VC-SEM may serve as a 
usefu l technique f or delineating E-C shor t s be-
cause of its nondestructive and purely el ectri -
cal nature. In our qualitative investigation, 
the sensit ivity and volt age resolut i on available 
by VC- SEM were not suffi cient to differentiate 
device l eakage l evel s as is often poss ibl e with 
anodizat ion . Such information may, however, be 
obtainable by utilizin g image subtract ion and 
more sophi sticated det ector systems . Transmis-
s ion el ectro n microscopy of th e transistor 
str ucture s revea l ed dis l ocat ions in many short -
circu it ed emitter s and occasiona ll y in unshort ed 
devic es . This confirm ed prior observat ions that 
crysta ll ograph ic def ect s in si l icon devices may 
sometimes be , but are not always, elec tri call y 
act i ve. Deleterious ef f ects may depend on fac-
tors such as junction penetration and dopant -
defec t inte ract ions. 
KEY WORDS: voltag e contrast, emitter-collector 
shorts, anodization, dislocations, bipolar tran-
sistors, trans missi on el ectron microscopy, si li-
con, nondestruct i ve t est in g . 
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Introducti on 
Emitter - collect or (E-C) short -circuits in 
sili con-ba sed transistors have undergone contin-
uing scrutiny over the years as var iou s re -
searche r s have tried to pin down their causes 
and reduce their impact on bipo l ar devi ce 
yi el ds. Numerous means for identifying E-C 
shorts have been estab li shed ; most are electro -
chemi cal and involve etc hin g or anodi zat ion of 
the si li con sur fa ce (Kul karni et al., 1972) or 
deposition onto th e surf ace (Hu, 1977). If one 
wishes to perfor m further character i zation aft er 
locating the shorts, these methods have the di s-
advantage of st ructu ra ll y alt ering the devices 
to be examined . The presence of reaction prod-
ucts on the surface of the wafer may interfere 
wi th such proce dures as sample preparation for 
transmission el ectron microscopy (TEM). Fea-
tures of in terest in subsequent observat ions may 
al so be masked or al tered . Thus , alternat i ve 
means of identifying electrica l fa il ures deserve 
considerat ion. 
This paper addresses the probl em of reli -
ably locating "true pi pes" (Barson, 1976) - E-C 
short s that are not caused by gross contamina-
t i on or photolithogra phy erro r s - in order to 
examine the corre lation of such pipes with crys -
ta llo graph ic defects. Earli er work involv i ng 
the authors and th eir col l eagues (see, e .g., 
Lunnon et al., 1983) has made use of an anod-
ization technique (Kul karni et al., 1972) that 
indi cates shor ted or l eaky devices via an el ec-
trochemi cal reaction that results in a thin 
surface layer of porous si li con. For our pres -
ent purposes, however, it was desirab l e to find 
a purely el ectrica l and nondes tructiv e examina-
tion t echnique. To thi s end, a method of pro-
ducing voltage contrast in the scann in g electron 
micro scope (SEM) without contacting the front 
surface of the wafer was investigated . This re-
port compares the results of th e VC-SEM and 
anodi zation techniques. In addition , transmis-
s ion ele ctron microscopy i s used to revea l the 
def ect struct ures in th e faulty devices. 
The work described here is one stage of a 
l arger project that invol ves corre lation of the 
electrical and structural properties of disloca-
tions in semiconductors. Despit e considerable 
speculat ion on the nature of ele ctr ical activity 
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at crystal imperfec tion s (Barson, 1976; Barson et 
al., 1969; Plantinga, 1969; Tice et al., 1973; 
Seto et al., 1973; Parillo et al., 1981; Casey et 
al., 1982), no clear consensus has been reached. 
By controlled introduct ion of defects by, for ex-
ample, thermal shock at specific stages in wafer 
processi ng, it may be poss i bl e to clar i fy the in-
fluences of such factors as dislo cation movement 
and dopant-defect interactions on electrical be-
havior. The VC- SEM method described here would 
allow the loc ation of el ectrical failures within 
large test arrays prior to more detailed examina-
tion using tools such as TEM or electron beam in-
duced current (EBIC) in the SEM. Large numbers 
of devices can be read il y evaluated; equivalent 
countin g stat i s tic s would be more tedious to ob-
tain by other techniques. 
Materials and Methods 
The start in g mat erial used in this study was 
p-t ype (111) Czochralski silicon. Phosphorus-
doped n-type epi was grown fol l owing the forma-
tion of an antimony buried layer which acts as a 
common collector. The base region was created by 
boron diffusion across the entire wafer surface. 
Reach-thro ugh coll ector contacts and emitters 
were then se l ectiv ely defined by arsenic implan-
tation and diffusion. Each device was individu-
ally isolated by oxide grown via the LOCOS pro-
cess (Appels et al., 1970) . A diagram of the 
resulting structure is shown in Fig. 1. Thi s 
drawing was made schematically in order to illus-
trate the var iou s re gio ns present; as a result, 
the vertical (depth) and hori zontal (surface dis-
tance) scales are qui te different. The vert i cal 
sca l e is expanded; thus, device depths are actu -
all y much small er than their l ateral dimensions. 
In addition, the cross - section of the iso l ation 
reg ions is cl oser to being square, since the real 
vertical dimensions are on the same order as the 
horizontal ones. 
In order to accentuate defect formation for 
examinat io n purposes, we employed a rap id removal 
from the oxidation furnace (at a process temper-
ature of 1000° C) and an eli mination of the nor-
mal temperature ramping. Thi s ther mal shock pre-






Fig. 1: Schematic representation of the bipolar 
te st structure in cross-section. 
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led instead to stress relief via dislocation 
generat ion . The large number of E-C shorts as-
soc iated with the defects facilitated the com-
par i son of techniques for id enti fy ing electri-
cal failure. 
The anodization was carr i ed out by a meth-
od similar to that original ly described by Kul-
karni et al. (1972). Fig. 2 illu strate s the 
set-up for anodization (on the right) and also 
shows the equiva le nt circuit within the si licon 
wafer (expanded detail on the left ). A flat, 
rectangular rhodiu m cat hode was used, and the 
electrolyte was comprised of t en par ts deion-
ized water to one part hydroflouric acid (HF). 
The processed si licon wafer was held in place 
with a vacuum chuck supplyin g the electrical 
connect ion. The contact was improved by depos-
iting aluminum on the wafer backside . A con-
stant potent i al difference of 1 V maintained 
across the electrolyte promoted the electro-
chemi cal anodization of the collectors and th e 
faulty emitter reg i ons, where a conduction path 
was avai l able. The effects of the junctions in 
the wafer are sketched i n Fig. 2; one can see 
that the presen ce of the ef f ectiv ely reverse-
biased junction at the base/buried coll ector 
int er face normally preve nts curren t flow. Col-
l ector contacts and piped emitters bypass this 
ju nction, allowing anodization to proceed . The 
res ult i s the format i on of a thin surfac e layer 
of porous s ilicon in the se ar eas. Affe cted re-
gions can then be picked out easi ly by optical 
microscopy due to the differ ence in refractive 
index of th e porous l ayer. Nomarski contra st 
techniques yie l d more detailed infor mation, 
permittin g the differentiation of l eakage l ev-
el s in th e transistors by th e observed color s. 
The specific shades associated with particular 
degrees of leakage ar e re lative and depend on 
the lens settings. Thi s procedure and others 
simil ar to it are well-estab li shed for eval u-
ating test arrays of bipolar transistors and 
other devi ces (Seto et al., 1973; Hu, 1977; D. 
F. Alli son, private communi cat i on). 
A Phil ips SEM 505 was used fo r the voltage 
contrast observations. Conducting paint was 
used to mount wafer piece s onto SEM st ubs. 
Leads into the chamber al l owed the application 
of a positi ve 4 V pote ntial to the back of the 
wafer . Rath er than connect ing the negative 
l ead to a specimen probe, we simply attached it 
to the mi croscope column and left the wafer 
front float in g. The backside pot entia l was 
thus raised re l ative to the front wafer sur-
face without the necessity of contact ing indi-
vidua l device reg ions . As mentioned earlier, 
the ef fe cti vely reverse-biased p-n junction be-
tween the base and col l ector regions prevents 
most of the front surface fro m "see in g" this 
poten tial. At the coll ectors and shorted emit-
ters, however, this junction is not present and 
excess electrons at the front surface may be 
drained away through the bulk. As a result, 
these regions acquire a more positive surface 
potential than the rest of the wafer and there-
fore tend to retain secondary electrons. This 
is not the case for good emitte rs or in exposed 
base reg i ons, which are el ectrica lly isolated. 





Fig . 2: Electrochemical anodization set-up. 
The el ectrolyt i c cell is shown on the right; an 
expanded view of th e si licon wafer and the 
junc ti ons and resistances it contains i s ci r-
cl ed to the l eft (cour t esy M. E. Lunnon). 
In these areas the applied voltage induces no 
surface potent i al s and secondary el ectron emis-
sion is more likely. Thus, fault y emitters 
(and al l coll ectors) exhib it sign ifi cant ly dar-
ker images than ot her regions as a resu lt of 
t heir higher re l at i ve surface potentials. The 
above i s a somewhat simplif i ed representation 
of a compl ex situat i on; a more detai led analy-
sis woul d consider the interplay between the 
extraction field of the detector and the elec -
t r ic f i el d lines near the surface, inc lu ding 
f r inging f i eld s from adjoining regions. 
The micrographs shown here were taken at 
an accelerating voltage of 20 kV. At this high 
value, the flux of primary electrons tncident 
on the surface is greater than the combined 
yield of emitted secondary and backscattered 
el ectrons. The charge accumul ation induced by 
the el ectron beam accentuates the voltage con-
t wast effects with increasing time, since the 
pi l e-up of electrons in unshorted regions 
serves to in crease the diff erence in surface 
potential. Sampl e chargi ng as seen in the SEM 
i s , in fact, s imply another manif estation of 
the vol tage contrast phenomenon (Newbury, 
1977). Str ong negative charge build-u p in the 
ox ide isolation well s ensures that these areas 
rare ly retain secondary electrons, and so they 
appear qui t e white in the micrographs. An ex-
tended diagram of the device structure indica-
ting the re l ative surface potentia l s and the 
expected contr ast of the various regio ns in the 
VC-SEM image is shown in Fig. 3. The poten -
t i als in this il lu str ation are based on both 
app li ed voltage and beam charg ing. We have ob-
se rved severa l cases in which the beam-induced 
ef fects were sufficiently large and rapid to 
a] low differentiation of shorted emitter s even 
wiit hout the application of an external poten-
t ] al. It should be not ed that image subtrac-
t ] on was not employed in thi s st udy; i .e. , th e 
VC-SEM images include topogra phic and material 
contrast as well as that due to th e surface 
pote ntials . 
TEM specimens were produced by a lar ge-





Fig. 3: Expected contrast from application of a 
positi ve backs ide potential and beam charging. 
Kolbe sen et al. (1975). The position s of part i-
cula r emitter s that had been identified by anod-
i zat ion or VC- SEM were noted with re spect to the 
per iodic array, and care was tak en to locat e 
these devices in the centers of the TEM sampl es. 
3 mm diameter copper discs with 2 mm x 1 mm el-
lipti cal openings were attached to the front 
wafer surface in the areas of interest, and t he 
wafer was then chemically thinned from th e back-
side in a soluti on of five parts nitric acid to 
one part each of acetic acid and hydroflouric 
acid . The device areas were protected during 
this process by mountin g the wafer face down on 
a teflon s l ab . In general, the areas enclosed 
by discs were l ess tha n 15 µm thick after the 
etch. Final red uct ion to el ectron t ransparency 
(<l µm) was ach ieved by low-angle ion millin g 
using Ar at 5 kV with a 1 mA gun current. By 
sequential short millin g steps between each ses-
sion on the TEM, la rge areas of each sample 
could be examined and specific devices l ocat ed. 
Images were obtained on a Phili ps EM400T trans-
mi ss ion el ectron microscope operate d at 120 kV 
under two-beam br i ght - fie ld condition s, usually 
vlith _g_=<220>-type. 
Results and Discussion 
The density of shorted transistors varied 
conside rably from one region to another. In this 
investigation, we were l ess int eres t ed in yi eld 
than in the clear delineation of faulty devices 
and subsequent inspection of the defect str uc-
tures presen t . For that reason, more attention 
was granted to areas that i ncluded many E-C 
shorts. Fig. 4 shows one such area imaged by 
optical microsco py after anodization. Emitters 
ide ntified as defective upon inspection by No-
marski microscopy are labelled A through U. 
These regions display a wide variety of bright 
colors that make them readily di stinguishable 
fro m good emitters and from each other. Some 
of these differences are, unfortunately, not ap-
parent in the monochromatic photographs taken. 
For instance, emitters D and E in Fig. 4 appear 
identical to those in the good transistors but 
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were vividly pink under the specific Nomarski 
imaging conditions empl oyed here, ind i cating 
some degree of leakage. The most severe amounts 
of leakage - corresponding to tru ly shorted de-
vices - were associated with a highly reflective 
and usually pale green appearance; emitters B, 
C, G, K, N, P, and S bel onged to this category. 
Other leakage levels in the region shown in the 
figur~ appeared yellow (A, F, H, I, J, Q, R, T, 
U), pink (D, E, 0), orange (L), and blue (M). 
As mentioned previously, the exact colors seen 
vary if the imaging conditions are changed. 
In this study, we did not calibrate these 
anodization results by direct electrical test-
ing; our focus was on the way in which VC-SEM 
images corresponded with the qualitative infor-
mation from anodization. Fig. 5 shows SEM im-
ages of the same area viewed in Fig. 4. In (a), 
no volta~e is applied and the wafer is floating, 
whereas in (b), a +4 V potential has been im-
posed in the manner described earlier. The 
first point to note is that without an applied 
v~ltage, only one of the faulty devices (S) 
displays any change in contrast. This lack of 
contrast did not apply uniformly to all areas 
examined; sometimes the beam charging alone 
sufficed to bring about voltage contrast after 
a short period of time (severa l minutes). This 
is apparently what has happened at emitter S to 
some degree. Nonetheless, the l ack of contrast 
for near ly all of the shorted transistors in 
this case serves as an important verification: 
although the materia l examined here had been 
anodized prior to insertion in the SEM, the 
slight topographical changes induced by anod-
ization are not the cause of the contrast seen 
in shorted devices when a voltage is applied. 
Rather, the darkening at leaky emitters must 
arise from the voltage contrast mechanism since 
it is rarely seen without an applied pote~tial. 
In Fig. 5(b), a number of transistors are 
clearly delineated as being shorted. For this 
case, there is no one-to-one correspondence be-
tween the VC-SEM and anodization results as 
was found in other sample areas (Carim et al., 
1985). A careful examination of the results 
shows that they are, however, consistent. Al l 
of the most l eaky (i.e., completely short-cir-
cuited) transistors that had a reflective ap-
pearanc~ after anodization display a distinctly 
darker image under voltage contrast, as predic-
ted. N~ne of the other devices that were tagged 
by anodization exhibited strong voltage con-
trast; th~s is probably due to their leakage 
:eve:s being below the sensitivity of our qual-
itative voltage contrast technique. 
There were no cases where emitters were 
delineated by VC-SEM that had not been previ-
ously anodized. The reverse was not true; even 
among groups of transistors that appeared simi -
l a'.ly anodized, some woul d occasiona l ly be de-
voi d of voltage contrast despite the cl ear iden-
tification of the others. It is possib l e that 
such anomalies occur due to l ocal variations in 
the chemical concentrat i ons of the el ectro lyte 
causing nonuni formities in the anodi zation pro-
c~d~re. Recent work on the formation of porous 
silicon (Beale et a l ., 1985) has indicated the 
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effects of varying HF concentration on the film 
obtained. In this respect, VC-SEM may be a 
slightly more re l iable indicator than anodiza-
tion since the former is purely electrical rath-
er than electrochemical in nature. 
. _Several regions that were examined by anod-
ization and VC-SEM were then thinned to electron 
transparency for TEM observations. Particular 
faulty devices that had been previous ly located 
b~ opti~a l and scanning el ectron microscopy were 
viewed in planar section. It was found that the 
majority of shorted transistors contained dense 
dislocation networks, as illustrated in Fig. 6. 
This plan-view micrograph shows one corner of a 
single faulty emitter. Diffraction contrast 
analyses on some of the dislocations affirmed 
their anticipated <110>-type Burgers vectors. 
Such arrays were expected to arise from the 
stresses created by oxide isolation and thermal 
shock. The absence or presence of the networks 
in individual emitters may depend on local 
stress concentrations or dislocation nucleation 
s~t~s. No evidence was found, however, for pre-
ci pitates or other obvious dislocation sources. 
The dark, round features found on the TEM micro-
gra~hs of this specimen are sample preparation 
artifacts. By their behavior under beam irradi-
ation, they are suspected to be small remnants 
of the wax that was used to secure the silicon 
p)ece to the teflon slab during chemical thin-
ning. These particles apparently survived the 
~tandard cleaning procedures using toluene and 
isopropyl alcohol baths and became insoluble 
after observation under the electron beam. 
A small number of shorted transistors con-
tained only a few isolated dislocations, such as 
those shown in Fig. 7. In these cases, at l east 
one of the dislocations usually exhibited an al-
ternating black/white contrast near the emitter 
edge, indicating that it had threaded upward 
through the material to intersect the foil sur-
face. For most of its length, however, it runs 
roughly parallel to the surface. 
As noted earlier, some emitters displayed 
leakage via anodization but were not evident in 
voltage contrast SEM conditions. Although not 
many of these areas were imaged in the TEM our 
preliminary results indicate that the defe~t 
morphologies are similar to those in the fully 
shorted emitters. Dislocation networks are 
again dominant. The vast majority (over 95%) 
of the devices that were not del ineated by ei-
ther technique contained no crystal defects. 
Occasionally, however, networks were found in 
good transistors. Two possible explanations 
for th i s are: (a) no dislocations in the net-
work penetrated the device junctions, and thus 
no electrical degradation was seen; or (b) dis-
locations did penetrate junctions but were not 
sufficiently electrically active along their 
l engths to adversely affect the devices. Dis-
tinguishing between these situations on the 
basis of plan-view micrographs is difficu l t at 
best; cross - sectiona l TEM might be helpful on 
this poin t , al though locat i ng the cross-sect i on 
through a part i cular device would be quite a 
problem and the required thinness of the sample 
would only al low one to look at a smal l slice 
of any given transistor. 
Voltage Contrast Del ineation of E-C Shorts 
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Fig. 4: Optical micrograph of a region with 
many faulty devices, as delineated by anodiza -
tion. Letters A through U ind i cate emitters 
with some degree of el ectrica l leakage (see 
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Fig. 5: SEM micrographs of the same sampl e re -
gion as in Fig. 4. (a) No applied vol tage. Ar-
row marks posit ion of emitter l abel led S above. 
(b) +4 V appli ed to waf er backsi de. A thro ugh 
U denote t he same emitters ide ntified in Fi g. 4. 
I 
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Fig . 6: TEM image of typical dislocation net-
work structure found in shorted transistors. 
Fig. 7: TEM image of a shorted device with few 
defects. One dislocation rises steeply to the 
wafer surface at the emitter edge, as indicated 
by the arrow. 
As far as could be determined using weak-
beam dark-field TEM, the dislocations observed 
in the pl anar section samples were not decorated 
by precipitates of any kind. Metal contamina-
tion on crystal defects has been repeated ly 
shown to corre l ate with device breakdown (Goetz-
berger and Shockl ey, 1960; Barson et al., 1969; 
Marcus et al., 1977; Dishman et al . , 1979; Lun-
non et al., 1983). In summary, the presence of 
dislocations al one in our samples was not suf-
ficient to cause device failure but certain ly 
increased the probability of an E-C short. This 
was in concurrence with other investigations 
that have found that defects in Si are often, 
but not always , el ectrical ly active (Tice et 
al., 1973; Seto et al. , 1973; Kato et al., 1975; 
Dishman et al ., 1979). 
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Conclusions 
The contactless voltage contrast tech-
nique used here is certainly less quantitative 
than careful anodization, since the distin-
guishable degrees of color or contrast in the 
latter that can be readily correlated with 
leakage current are absent in VC-SEM. Use of 
more sophisticated detectors than the standard 
Everhart-Thornley system and other refinements 
might make it possible, if desired, to make the 
VC-SEM technique semi-quantitati ve. One factor 
that must be kept in mind in any such analysis, 
however, is the change in contrast level s with 
time due to beam charging effects. This in-
crease in contrast affects some devices more 
than others, and makes a direct correlation 
between observed intensity and leakage level 
problemat ic. Fort.be purposes of making quali-
tative nondestructive scans of test arrays, 
though, such a technique is quite useful. It 
may be applied to structures other than the sim-
ple one described here, as long as the junctions 
of interest can be proper ly biased from the 
wafer backside or by probe contact to a sing l e, 
remote pad. The fact that contacting individ-
ual devices with a biased probe is unnecessary 
makes visual evaluation of fairly large numbers 
of devices practical and avoids the possibi lity 
of probe damage to the spec imen. Furthermore, 
voltage contrast is a purely electrical phenom-
enon and thus circumvents the compli cations of 
local chemical deviation and damage that may 
take place when relying on surface chemical re-
actions. These advantages combine to make the 
VC-SEM method described here a useful tool for 
experimenters in a research and development at-
mosphere. 
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Discussion with Reviewers 
R. B. Marcus: What is the beam energy used for 
the SEM study? 
J. D. Schick: What beam voltage was used? 
J. R. Beall: Does beam current or voltage in 
VC-SEM influence observations? 
S. Gorlich: An investigation with pure voltage 
contrast at the emitters without any charging 
of the oxide isolation regions would be possible 
by proper choice of primary electron energy (see 
for example Bauer HE, Seiler H, Scanning Elec-
tron Microsc. III (1984), 1081-1088). Have you 
tried this way? Which primary electron energy 
did you use? 
Authors: The accelerating voltage used for the 
micrographs shown here was 20 kV. Mention of 
this has been added to the text. Lower values 
resulted in a loss of image clarity and an in-
crease in the time necessary to see differences 
in contrast between shorted and unshorted de-
vices. Although lower beam voltages are attrac-
tive in terms of reduced excitation volume and 
reduction of oxide charging, the poor image 
quality and time increases were not acceptable 
for the fairly rapid, qualitative assessment 
that we des ired. 
We have not tried to ascertain non-chargin g 
primary beam energies for Si02 such as thos e 
found for various metal s by Bauer and Seiler. 
In our cas e , the small geometry, leading to s i g-
nificant fi eld effects from adjoining region s , 
may preclude a stable non-chargin g energy for 
the oxide. 
J. R. Beall: Have you noted any difference in 
results between anodization at 1 volt and VC-
SEM at 4 volts? Is there any benefit in using 
different backside voltage levels during VC-SEM? 
Authors: The degree of anodization that occurs 
depends on both the voltage used and the time 
of anodization. Similar results can be obtained 
for different voltages if the time is adjusted 
accordingly. Excessive voltages can, however, 
induce reverse breakdown of the devices and thus 
invalidate the results. Lower backside biases 
similarly increase the time required for SEM 
contrast to build up. Four volts was chosen 
somewhat empirically. Greater values were again 
avoided due to the possibility of breakdown. 
S. Gorlich: You stated that by application of 
Nomarski microscopy different levels of l eakage 
are detectable, whereas this should not be pos-
sib l e by application of voltage contrast in the 
SEM. Why don't you think this to be achievable, 
for instance by use of secondary el ectron spec-
trometer (see for example Menzel E, Kubal ek E, 
Scanning Electron Microsc. I (1981), 305-322) 
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for quantitative volt age measurements? 
Authors: More complex spectroscopic or imaging 
detection systems might well be able to improve 
quantitation. The rea l attraction of our meth-
od, however, li es in the ability to qualita-
tively survey fairly large arrays quickly and 
nondestructively. Differentiating leakage 
levels with a more elaborate experimental ar-
rangement would be possible but time-consuming, 
sacrificing the speed of the technique. 
R. B. Marcus: Was anodic oxide removed prior 
to SEM study? If not, how much oxide is pres-
ent on the surfaces of the shorted transis-
tors? What effect is this oxide expected to 
have on the secondary electron image? 
J. D. Schick: It seems that the samples that 
were studied using VC-SEM had all received 
anodic etching first. Since anodic etching 
usually results in leakage paths not present 
to as received devices, it might be better to 
make VC-SEM measurements first. 
Authors: The surface layer produced by our 
anodization technique is not an oxide, but rath-
er a film of porous silicon. This was not re-
moved prior to SEM observation. The effects of 
this layer on the image are minimal, as illus-
trated in Fig. 5 and discussed in the accom-
panying text. Judging from prior work, the 
parameters used should lead to approximately 
0.1 µm of porous silicon on the shorted devices . 
The layer thickness was not experimentally mea-
sured in this case. Experiments in which VC-
SEM was done initially, followed by anodization 
and/or TEM, would be valuable but have not yet 
been completed. 
J . R. Beall: Have you evaluated defective tran-
sistors usin g SEM EBIC? 
J. D. Schick: I suggest us ing the Electron Beam 
Induced Current (EBIC) technique for locating 
the piped transi stors AND the INDIVIDUAL PIPES. 
Authors: We have not used EBIC in this study. 
EBIC yields more detailed information than the 
VC-SEM method outlined here, but demands con-
siderably more time and effort. Since EBIC fea-
ture sizes are much smaller than the emitter 
wells, it would be harder to pick out shorted 
devices in an array when doing surveys of many 
transistors at low magnifications. Also, EBIC 
would require contacting emitter and base re-
gions. Accomplishing this by direct probe con-
tact to each device would likely be destructive 
as well as tedious; depositing connective metal-
lization lines would similarly alter the struc-
ture and impede further characterization. 
J. R. Beall: Are electrically inactive defects 
not a concern? 
Authors: Other methods used in conjunction with 
VC-SEM would a1low comparison between electri-
cally active and inactive defects. For example, 
x-ray topography could be used to locate all de-
fects in a set of wafers that had dislocations 
intentionally introduced at different stages of 
processing. VC-SEM could then separate wafers 
with many shorts from those with few, giving in-
formation on how processing affects activity. 

